Position: Senior Engineer (Level 1) Job Description: • Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing Analysis and sign off. • Be responsible for a comprehensive DFT plan and drive the implementation • Work with DFT and cross functional teams Location: IN-UP-Noida, India-World Trade Tower (eInfochips) Time Type: Full time Job Category: Engineering Services
Interested in this role?
See your match score
Skill match cannot be determined — the job description is incomplete. Check the company site for the full posting.
Sign in to compare your skills and get AI-powered application help.
Job DNA
patternA deterministic fingerprint of this role, read from its description. No AI.